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Abstract—In this paper we present an Integer Linear Pro-
gramming (ILP) formulation and two non-iterative heuristics for
scheduling a task-based application onto a heterogeneous many-
core architecture. Our ILP formulation is able to handle different
application performance targets, e.g., low execution time, low
memory miss rate, and different architectural features, e.g.,
cache sizes. For large size problem where the ILP convergence
time may be too long, we propose a simple mapping algorithm
which tries to spread tasks onto as many processing units as
possible, and a more elaborate heuristic that shows good mapping
performance when compared to the ILP formulation. We use two
realistic power electronics applications to evaluate our mapping
techniques on full RTL many-core systems consisting of eight
different types of processor cores.
I. INTRODUCTION
With advances in semiconductor technology multi/many-
core microprocessors are being deployed in a broad spectrum
of applications: power electronics, geosciences, aerospace,
defense, interactive digital media, cloud computing, and bioin-
formatics. This convergence of application specific processors
and multicore systems is entering a new phase where we
see two distinct computing architectures emerging: massive
parallel homogeneous cores, e.g., Tilera [1] and heterogeneous
many-core architectures, e.g., IBM Cell [2]. The Tilera-like
homogeneous architectures find most of their application in
clusters, clouds and grids computing. They are generally
executing applications that are inherently parallel [3]. They
are composed of a large number of general-purpose processors
like x86, Power, MIPS, or ARM. A homogeneous collection
of cores on the die makes the manufacturing and testing
process more manageable, and keeps the software support
model simple. These architectures have many advantages: they
are more programmable and they provide easier import of
existing code and compilers onto them. The key disadvantage
of massive parallel homogeneous cores architectures is their
lack of specialization of processing units to different tasks.
The second paradigm is the heterogeneous many-core sys-
tems approach where highly specialized application-specific
processor/functional units and general-purpose cores are in-
tegrated onto the same chip. They have many advantages,
performance and power can be better optimized, specializa-
tion of compute units to different tasks promises greater
energy/area efficiency. Kumar et al. [4] present a hetero-
geneous architecture which outperforms a comparable-area
homogeneous architecture by up to 63%, and with a good
task-to-core assignment, they are able to achieve an additional
31% speedup over a naive scheduling policy.
The current trend in system-on-chip (SoC) design is system-
level integration of heterogeneous technologies consisting of
a large number of processing units such as programmable
RISC/CISC cores, memory, DSPs, and accelerator function
units/ASIC [5] providing various services. Although the design
of heterogeneous many-core systems shares many of the
same issues we see in homogeneous general-purpose parallel
architectures, there are a few added design and programma-
bility challenges. These functional asymmetric heterogeneous
architectures require greater system management. Processing
elements need more fine-grained work allocation and load
balancing [6], [7]. With the increased adaptation of hetero-
geneous many-core processors with a number of core types
that match the function affinities, we need new techniques for
developing, analyzing, and executing software programs on
these platforms. For example, task models that characterize
the execution time of tasks in heterogeneous hardware envi-
ronment, task models that partition tasks where different pieces
of a task can run on different cores allowing it to improve its
performance, and scheduling algorithms and metrics that take
into account task dependencies that influence the execution
time, runtime control flow and memory access patterns [8].
In this work we present a general framework for decom-
posing an application into tasks, and propose a set of simple,
scalable algorithms for mapping task-based applications onto
generic heterogeneous many-core architectures.
II. RELATED WORK
Application scheduling on heterogeneous resources has
been shown to be NP-complete in general cases [9], [10],
as well as in several restricted cases [11], [12], [13]. Task
scheduling on a heterogeneous system can be generally clas-
sified into static [14] and dynamic [15], [16]. With static
assignment, task-to-core mapping is done at compile-time
offline or once at the beginning of the application, and the
schedule is maintained throughout the execution of the applica-
tion. Compared with dynamic scheduling, task monitoring and
migration are used to ensure a certain level of application per-
formance. While dynamic scheduling can potentially achieve
better application performance compared to static scheduling,
it may become less feasible in large many-core systems.
Brandenburg et al. [17], for example, consider the issue of
scalability of the scheduling algorithms on multiprocessor
platforms, particularly in the case of real-time workloads.
K. Ramamritham and J. A. Stankovic [18] discuss the four
paradigms underlying the scheduling approaches in real-time
systems, namely, static table-driven scheduling, static priority
preemptive scheduling, dynamic planning-based scheduling,
and dynamic best-effort scheduling. A. Burns [19] also gives
a detailed review on task scheduling in hard real-time sys-
tems. H. Topcuoglu and M. Wu [20], present two different
scheduling algorithms for a bounded number of heterogeneous
processors with an objective to simultaneously meet high
performance and fast scheduling time. Their algorithms use
rankings and priorities to schedule tasks with the objective
of minimizing finish times. Arora et al. [21] present a non-
blocking implementation of a work-stealing algorithm for
user-level thread scheduling in shared-memory multiprocessor
system. Chaudhuri et al. [22] provide in-depth formal analysis
of the structure of the constraints, and show how to apply
that structure in a well-designed ILP formulation such as the
scheduling problem. Yi et al. [23] present an integer linear
programming formulation for the task mapping and schedul-
ing problem. They use various techniques and architecture
characteristics to reduce application execution time. Given
an application, Lakshminarayana et al. [24] propose an age-
based scheduling algorithm that assigns a thread with a larger
remaining execution time to a fast core. Shelepov et al. [25]
propose a heterogeneity-aware signature-supported scheduling
algorithm that does not rely on dynamic profiling, where they
use thread architectural signatures to do the scheduling.
III. MODELS OF COMPUTATIONS
The problem of finding a schedule for a heterogeneous
parallel architecture is complicated by a number of factors:
different processing elements, not every processor may be able
to execute all processes, the run time of a given process may be
different on different processing elements, and communication
time between may vary. Before proceeding with discussion
of scheduling algorithms, we first give a set of standard
definitions.
A. Application Decomposition
In many-core system environments, parallel computing
comes naturally. But this parallel computing paradigm also
forces the application running to examine the type of par-
allelism it exhibits. Broadly, an application exhibits some
instruction-level parallelism, some data parallelism, and some
task parallelism. Task-level parallelism on heterogeneous
many-core architectures seems more attractive because it
decouples an application expression from the core ISA or
the number of cores. This reduces the problem of executing
such an application on a given platform to a scheduling
problem. For those reasons, we adopt task-based application
decomposition and processing unit mapping [14], [20].
B. Task-based application decomposition model
We define an application as a composition of computation
tasks (or simply tasks) providing one global compute service.
For running such an application in a heterogeneous many-
core environment, tasks need to be created, scheduled in time,
mapped to the appropriate cores and synchronized.
Definition 1: A task is a computational primitive that oper-
ates on a set of inputs I(i1, i2, ..., in), where iα is a data or
a memory location read by the task. It has a set of outputs,
denoted O(o1, o2, ..., om), where oα is the data or memory
location written in by the task, and an internal working set
data w.
Figure 1(a) depicts a generic multi/many-core architecture
where each letter represents a particular type of processing
unit (core). Cores may vary in frequency, ISA, function units,
memory back-end, etc. Figure 1(c) shows an illustrative task
graph to be run through the various mapping algorithms. Each
task is characterized by its operating data type and runtime
(some reference execution time on some idealized machine): f
stands for floating-point operation, i for integer operation, v for
vector operation, and m for multiplication/division operation.
Definition 2: There are three elementary tasks: a feedback
task, a sequential task, and a parallel task. For generality,
they are defined for a given execution time t, but also lend
themselves to static application annotation and analysis.
At some time t during application execution, task A exhibits
a feedback, denoted A˚,
if I(i1, i2, ..., in)tA ∩ O(o1, o2, ..., om)t−1A 6= φ.
At some time t during application execution, tasks A and
B are sequential, denoted A 7−→ B,
if O(o1, o2, ..., om)tA ∩ I(i1, i2, ..., in)tB 6= φ or
O(o1, o2, ..., om)
t−1
A ∩ I(i1, i2, ..., in)tB 6= φ.
At all time t during application execution, tasks A and B
are parallel, denoted A ‖ B,
if O(o1, o2, ..., om)tA ∩ I(i1, i2, ..., in)tB = φ and
O(o1, o2, ..., op)
t
B ∩ I(i1, i2, ..., iq)tA = φ.
For mapping and routing purposes, one can fuse
together any two tasks A and B, if and only if
O(o1, o2, ..., om)
t
A = I(i1, i2, ..., in)
t
B and all other
tasks C O(o1, o2, ..., om)tA ∩ I(i1, i2, ..., in)tC = φ and
O(o1, o2, ..., om)
t−1
A ∩ I(i1, i2, ..., in)tC = φ. In other words,
the intermediate A to B state is not observable by any other
task. Task fusion is useful in forcing a set of tasks to be
assigned to the same processing, particularly when tasks share
a large amount of state, and communication costs between
processing units are prohibitive or expensive for those tasks.
It also allows us to reduce cyclic task-graphs (Figure 1(b)) to
acyclic ones (Figure 1(c)).
C. Scheduling Algorithm: Taxonomy
For understanding and completeness, we list some basic
scheduling terminologies [26]:
• A processor has a processing power ℘.
• Processor allocation: on which processor a task should
execute.
• Task priority: when, and in what order with respect to
other tasks, should each task execute.
• Fixed task priority: Each task has a single priority that
remains the same through all phases of the application.
• Dynamic priority: a task may have different priorities at
different execution points.
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(a) A generic 2D-mesh heteroge-
neous multi-cores.
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(b) A generic task-based decomposition
of an application.
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(c) The acyclic representation of the ap-
plication task graph.
Fig. 1. Example of a generic heterogeneous multi-cores and an application task-based decomposition.
• Preemptive: tasks can be preempted by a higher priority
task at any time.
• Non-preemptive: once a task starts executing, it will not
be preempted and will therefore execute until completion.
• Cooperative: tasks may only be preempted at defined
scheduling points within their execution.
• No migration: Each task is allocated to a processor and
no migration is permitted
• Task-level migration: threads of a task may execute
on different processors; however each thread can only
execute on a single processor.
In our algorithm, many of these characteristics or classifica-
tions are not examined, simply because prior work may have
done it, or this particular instance of the problem does not
warrant such examination, or it is obvious how to extend the
algorithm to support such characteristic.
IV. FORMULATION OF TASK-BASED SCHEDULING
Our framework provides a set of algorithms for mapping
an application onto a heterogeneous many-core architecture,
starting from simple ones to more complex ones, depending on
the level of available system characterization and application
analysis data.
A. Definitions
In our framework we define an application A to be A =
{T1, T2, ..., Tk} where task Ti = (wi, di, ri, ci), in addition to
the characteristics described above, has the following prop-
erties: wi (working set of task Ti), di (deadline of task
Ti), ri (input rate of task Ti), and ci (instruction count
in task Ti). While we only enumerate these properties, it
is not difficult to see that other properties can be incorpo-
rated into the framework. We define a processing element
pi = (℘i, lmini , lmaxi), where ℘i = f(IPC,EUs,CSs),
Lmin represents the memory latency on a cache hit, and
Lmax the maximum miss latency. ℘i is a function of the IPC
(instructions-per-cycle), EUs (execution units), and CSs (cache
sizes). The EU factor helps specify which processing unit
has what execution functional unit, e.g., floating-point unit,
multiplication unit.
Definition 3: An task admissible schedule (TAS) for an
application A is a set of tuples that associates to each task T
a set of processing elements such that the data dependencies
and timing constraints between tasks are respected.
Definition 4: A task Ti is schedulable on a processing
element pj , denoted Ti.pj , if its worst-case execution time pj
is less than or equal to its deadline. In this work, equations 7
and 8 are used to determine task schedulability.
Definition 5: An application is schedulable according to a
TAS algorithm if all of its tasks are schedulable.
Definition 6: An application is said to be feasible with
respect to a given heterogeneous many-core system if there
exists at least one TAS solution that can schedule all possible
sequences of tasks that may be generated by the application
on that system without missing any deadlines or violating any
inter-task dependency.
Definition 7: Given two tasks Ti and Tj , a third task Tk
can be composed out of Ti and Tj for mapping purposes if Ti
and Tj are sequential, with no intermediate observable state,
and cannot be pipelined.
B. ILP formulation of tasks-based scheduling
An application task graph G = (A,E) is a directed acyclic
graph (DAG) in which each vertex Ti ∈ A represents a
task and each edge e(Ti, Tj) ∈ E represents a dependency
between tasks Ti and Tj . Given a DAG G = (A,E), we want
to find a schedule that minimizes the finishing time of the
last critical task. For the formulation, let us assume that all
tasks in A are critical and Tk is the last task. We want to
assign to each task Ti ∈ A a pair (ts, tf ) where ts and tf
represent the starting and finishing time of task Ti under a
given schedule θ. For all edge e(Ti, Tj) ∈ E,wi,j presents
the amount of data transferred from Ti to Tj during execution
(O(o1, o2, ..., om)Ti ∩ I(i1, i2, ..., in)Tj = wi,j). For k
tasks and n processors, the exhaustive listing of schedules
will produce k!(k−n)! schedules. This is prohibitive for large
problems. The user can limit the ILP runtime and find a
solution over a subset.
C. ILP formulation
The objective function is:
minimize Tk(tf ) (1)
Subject to:
Ti(tf ) ≤ dj (2)
Ti(ts) ≤ Ti(tf ) (3)
if e(Ti, Tj) ∈ E Ti(tf ) < Tj(ts) (4)
∀ e(Ti, Tj) ∈ E, Tj(ts)− Ti(tf ) = di,j (5)
∀ (P (Ti) = pu , P (Tj) = pv), wi,j × bpu,pv ≤ di,j (6)
∀ Ti ∈ A,∀pu ∈ P,
E(Ti,pu) = (℘u × ci)
+ = (wi × hitratei,u × lminu)
+ = (wi × (1− hitratei,u)× lmaxu)
(7)
For Ti ∈ A, pu ∈ P, Ti(tf )− Ti(ts) ≥ E(Ti,pu) (8)
∀ Ti ∈ A, pu ∈ P, M(Ti, pu)− (E(Ti,pu) × bi,u) = 0 (9)
∀ Ti ∈ A,
n∑
u=1
bi,u = 1 (10)
∀ pu ∈ P,
k∑
i=1
M(Ti, pu) ≤ Tk(tf ) (11)
D. Heuristic task-based scheduling algorithms
For applications with a large number of tasks and tight
constraints where the convergence of the ILP formulation onto
a satisfiable solution may take too long, we examine a set
of heuristics to provide a fairly effective alternative to the
ILP formulation. Heuristic H1 is very simple and converges
quickly. It assigns to each task a set of processing units based
on execution affinity, and tries to minimize processor-sharing
among those sets. Its output is a set of processors that can
be used for a task. In general it is good to select the fastest
processing unit out of the set as the final mapping processor.
Our second heuristic H2 takes into account task deadlines in
addition to processor affinity in mapping task to processors. It
tries to minimizes the finishing time per processor as opposed
to the global finishing time as done in the ILP formulation.
Ti(ts) ≤ Ti(tf ) (3)
if e(Ti, Tj) ∈ E Ti(tf ) < Tj(ts) (4)
∀ e(Ti, Tj) ∈ E, Tj(ts)− Ti(tf ) = di,j (5)
∀ (P (Ti) = pu , P (Tj) = pv), wi,j × bpu,pv ≤ di,j (6)
∀ Ti ∈ A,∀pu ∈ P,
E(Ti,pu) = (℘u × ci)
+ = (wi × hitratei,u × lminu)
+ = (wi × (1− hitratei,u)× lmaxu)
(7)
For Ti ∈ A, pu ∈ P, Ti(tf )− Ti(ts) ≥ E(Ti,pu) (8)
∀ Ti ∈ A, pu ∈ P, M(Ti, pu)− (E(Ti,pu) × bi,u) = 0 (9)
∀ i ∈ A,
n∑
u=1
bi,u = 1 (10)
∀ pu ∈ P,
k∑
i=1
M(Ti, pu) ≤ Tk(tf ) (11)
D. Heuristic task-based scheduling algorithms
For applications with large number of tasks and tight
constraints where the convergence of the ILP formulation onto
a satisfiable solution may take too long, we examine a set of
heuristics to provide a fairly effective alternative to the ILP
formulation. Heuristic 1(H1) is very simple and converges
quickly. It assigns to each task a set of processing units
based on execution affinity, and tries to minimize processor-
sharing among those sets. Its output is a set of processors
that can be used for a task. In general it is good to select
the fastest processing unit out of the set as the final mapping
processor. Our second heuristic 2 (H2) takes into account
task deadlines in addition to processor affinity in mapping
task to processors. It tries to minimizes the finishing time per
processor as opposed to the global finishing time as done in
the ILP formulation.
V. EVALUATION METHODOLOGY
To demonstrate the effectiveness of our scheduling algo-
rithms, we the Heracles multicore syst m framework [27], [28]
to construct eig t different processor core config rati s with
different execution power, enumerated below: 16-bit micro-
processor (Processor1), single-cycle MIPS core (Processor2),
7-stage single-threaded MIPS core (Processor3), 7-stage 2-
way threaded MIPS core (Processor4), Single lane vector
machine (Processor5), 2-lane vector machine (Processor6),
4-lane vector machine (Processor7), 8-lane vector machine
(Processor8). Power electronics is one of the key physical
layers of the smart grid that enables highly efficient and fully
controllable flow of electric power, and promises to deliver
up to 30% electric energy savings across all aspects of the
Algorithm 1 Minimizes intersections across all mapping sets
(H1).
Assumption: An application A composed of a number of
tasks, A = {T1, T2, ..., Tk} and a system with a list of
processing elements P = {p1, p2, ..., pn}.
Objective: Find a set of task-processor mapping S =
{S(T1), S(T2), ..., S(Tk)} such that: ∀ Ti ∈ A, S(Ti) =
{pu, ..., pv} with 1 ≤ u < v ≤ n while minimiz-
ing ∀(i, j) S(Ti) ∩ S(Tj).
Begin
∀ Ti ∈ A, S(Ti) = φ
for i = 1; i ≤ k; i++ : do
for j = 1; j ≤ n; j ++ : do
if (Ti . pj) then
S(Ti) = S(Ti) ∪ {pj}
end if
end for
end for
while (∀ Ti ∈ A, |S(Ti)| > 1 and ∀ (i, j) S(Ti)∩S(Tj) 6=
φ) do
if (∃ (Ti, Tj) | S(Ti) ∩ S(Tj) 6= φ) then
if ((|S(Ti)| > 1) ∧ (|S(Tj)| > 1)) then
S(Ti) =

S(Ti)− {S(Tmin) ∩ S(Ti)} where
S(Ti) ( {S(Tmin) ∩ S(Ti)}
{pe} for any pe ∈ S(Ti) otherwise
end if
end if
end while
End
conversion of primary energy into electricity. A typical power
electronics system consists of an energy source interface, a
power converter, and a control unit Figure 2. We take two
representative power electronics system applications: namely,
a utility grid connected wind turbine converter system and a
hybrid electric vehicle motor drive system.
A. Utility Grid Connected Wind Turbine
The general control strategy in wind turbine consists of
limiting the power delivery to the grid under high wind by
doing a stall control, or an active stall, or even a pitch control.
To converge to the proper strategy, the control algorithm may
need a reference emulator of the physical system to check
system responses, interfaces, and failure modes. Figure 2
shows a typical functional block of such system, and Figure 4
shows the profiled task graph of our wind turbine application.
Figure 3 reports the execution time of all tasks on each
processor type.
B. Hybrid Electric Vehicle
Hybrid electric vehicles (HEVs) use two power sources;
internal combustion and electric. They are fuel efficient be-
cause of their electric motor drive. The motor drive, with a
V. EVALUATION METHODOLOGY
To demonstrate the effectiveness of our scheduling algo-
rithms, we use the Heracles multicore system framework [27],
[28] to construct eight different processor core configurations
with different execution power, enumerated below: 16-bit
microprocessor (Processor1), single-cycle MIPS core (Proces-
sor2), 7-stage single-threaded MIPS core (Processor3), 7-stage
2-way threaded MIPS core (Processor4), Single lane vector
machine (Processor5), 2-lane vector machine (Processor6),
4-lane vector machine (Processor7), 8-lane vector machine
(Processor8). Power electronics is one of the key physical
layers of th smart grid that enables highly efficient and fully
controllabl flow of electric power, and promises to d liver
up o 30% electric energy savings across all aspects of the
conversion of primary energy into electrici y. A typical power
electronics syst m consists of an energy source interface, a
power converter, and a control unit. We take two representative
power electronics system applications: namely, a utility grid
connected wind turbine converter system and a hybrid electric
vehicle motor drive system.
A. Utility Grid Connected Wind Turbine
The general control strategy in a wind turbine consists of
limiting the power delivery to the grid under high wind by
doing a stall control, or an active stall, or even a pitch control.
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Fig. 4. Task-graph of the wind turbine system application.
Algorithm 2 Minimizes the finishing time on each processor
(H2).
Assumption: An application A composed of a number of
tasks, A = {T1, T2, ..., Tk} and a system with a list of
processing elements P = {p1, p2, ..., pn}.
Objective: Find a set of task-processor mapping
{S(p1), S(p2), ..., S(pk)} such that ∀ pi ∈ P, S(pi) =
{Ta, ..., Tb} where D(pi) = minimum(
k∑
u=1
d′u).
d′u =
{
du where Tu . pi
0 otherwise
Begin
∀ pi ∈ P, S(pi) = φ and D(pi) = 0
for i = 1; i ≤ n; i++ : do
for j = 1; j ≤ k; j ++ : do
if (Tj . pi) then
S(pi) = S(pi) ∪ {Tj}
D(pi)+ = dj
end if
end for
end for
for i = 1; i ≤ n; i++ : do
for j = 1; j ≤ n; j ++ : do
∀ Tu ∈ S(pi):
if ((Tu ∈ S(pj)) ∧ (D(pj) < D(pi))) then
S(pi) = S(pi)− {Tu}
D(pi)− = du
end if
end for
end for
End
controlled inverter system, is needed to deliver powerful and
efficient drive to the electric motor. In general, HEV motor
drive systems can operates in two modes; namely, conventional
mode and regenerative breaking mode. In conventional mode,
the internal combustion engine supplies the voltage that passes
through the inverter block to drive the induction motor;
whereas in the regenerative breaking mode, the induction
machine acts as a generator and the inverter block acts as
a three-phase rectifier.
Power Electronics 
Power electronics 
converters 
Power electronics 
control 
inputs'
The'heart'of'the'system'is'the'control'
electrical'grid'
Controller
in
pu
t
po
we
r
ou
tp
ut
po
we
r
sources'
Real9:me''Emulator'(reference)'
Input'Analysis'sensors'…'inputs' Control'algorithm' actuators' …
' outputs'
monitoring'unit'
Oﬀ9line''
database'
Other''
distributed''
controls'
data'storage'
data'
storage'
SoC$
One(chip(
solu5on(
Hard'real9:me'communica:on'traﬃc'
SoH/best'eﬀort'communica:on'traﬃc'
Fig. 2. Wind turbine system application modules.
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C. Results
In this section, we present the output of our three scheduling
algorithms. In general, H1performs poorly compare to the the
ILP-based mapping, because it does not takes into account
many of the system architectural features. If compute-intensive
task is inadvertently mapped into a weaker core it can impact
the whole application execution time. H2 performs better
H1, and it is within 20% to 70% of the ILP-based mapping
efficiency.
VI. CONCLUSION
We present in this work an ILP formulation and two non-
iterative heuristics that can handle different application perfor-
mance targets and architectural features for scheduling a task-
based application onto a heterogenous many-core architecture.
We use RTL-based heterogenous many-core systems and real
power electronics applications for evaluations of mapping al-
gorithms. In the future we will expand on these algorithms and
compare them with implementable closely related schemes.
To converge to the proper strategy, the control algorithm may
need a reference emulator of the physical system to check
system responses, interfaces, and failure modes. Figure 3
shows the profiled task graph of our wind turbine application.
Figure 2 reports the execution time of all tasks on each
processor type.
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Fig. 2. Total execution time for all tasks in the wind turbine application per
processor.
B. Hybrid Electric Vehicle
Hybrid electric vehicles (HEVs) use two power sources;
internal combustion and electric. They are fuel efficient be-
cause of their electric motor drive. The motor drive, with a
controlled inverter system, is n eded to deliver powerful and
efficient drive to the electric motor. In general, HEV motor
drive systems can operate in two modes; namely, conventional
mode and regenerative breaking ode. In conventional mode,
the internal combustion engine supplies the voltage that passes
through the inverter block to drive the induction motor;
whereas in the regenerative breaking ode, the induction
machine acts as a generator and the inverter block acts as
a three-phase rectifier.
C. Results
In this section, we present the output of our three scheduling
algorithms. In general, H1performs poorly when compared to
the ILP-based mapping, because it does not take into account
many of the system architectural features. If a compute-
intensive task is inadvertently mapped into a weaker core it
can impact the whole application execution time. H2 performs
better then H1, and it is within 20% to 70% of the ILP-based
mapping efficiency.
VI. CONCLUSION
We present in this work an ILP formulation and two
non-iterative heuristics that can handle different application
pe formance targets and architectural features for scheduling a
task-based application onto a heterogeneous many-core archi-
tecture. We use RTL-based heterogeneous many-core systems
and real power electronics applications for evaluations of
mapping algorithms. In the future we will expand on these
algorithms and compare them with closely related schemes.
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Fig. 3. Task-graph of the wind turbine system application.
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(a) ILP schedule solution for the wind turbine
system application.
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system application.
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Fig. 4. Scheduling of wind turbine system application
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(a) ILP schedule solution for the hybrid elec-
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vehicle application.
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Fig. 5. Scheduling of hybrid electric vehicle application
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